TY  - BOOK
AU  - Navabi, Zainalabedin
TI  - Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, and Verification
U1  - 621.392 NAV 
CY  - Delhi
ER  -