Palnitkar, Samir <br/><br/>
Verilog HDL: A Guide to Digital Design and Synthesis IEEE 1364- 2001 Compliant 

 - 2 
 - Delhi  Pearson  2020 
 - 490 
<br/><br/><label>Dewey Class. No.: </label>621.392 PAL