Normal view MARC view ISBD view

Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, and Verification

Navabi, Zainalabedin

Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, and Verification - 2 - Delhi McGraw-Hill 2015 - 384

Dewey Class. No.: 621.392 NAV

Place hold
Print
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)