Image from Google Jackets

Normal view MARC view ISBD view

Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, and Verification

By:

Navabi, Zainalabedin

Material type: Text

Text

TextPublication details: Delhi; McGraw-Hill; 2015Edition: 2Description: 384DDC classification:

621.392 NAV

Average rating: 0.0 (0 votes)

Holdings ( 2 )
Comments ( 0 )

Holdings
Item type	Current library	Home library	Call number	Status	Notes	Date due	Barcode
Text Books	BGU Central Library	BGU Central Library	621.392 NAV (Browse shelf(Opens below))	Available	School of Applied Sciences		11281
Text Books	BGU Central Library	BGU Central Library	621.392 NAV (Browse shelf(Opens below))	Available	School of Applied Sciences		11282

Browsing BGU Central Library shelves Close shelf browser (Hides shelf browser)

Previous	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	No cover image available No cover image available	Next
Previous	621.392 BHA Verilog HDL Synthesis	621.392 BHA Verilog HDL Synthesis	621.392 NAV Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, and Verification	621.392 NAV Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, and Verification	621.392 PAL Verilog HDL: A Guide to Digital Design and Synthesis IEEE 1364- 2001 Compliant	621.392 PAL Verilog HDL: A Guide to Digital Design and Synthesis IEEE 1364- 2001 Compliant	621.392 PAL Verilog HDL: A Guide to Digital Design and Synthesis IEEE 1364- 2001 Compliant	Next

There are no comments on this title.

to post a comment.